




PERFORMANCE OF SELECT BASEBAND PROCESSING LTE UE BLOCKS ON A FLEXIBLE SOFTWARE BASED BASEBAND PROCESSOR

Babak Beheshti (Sandbridge Technologies, Tarrytown, NY; B.beheshti@ieee.org); Saurabh Lahoti (Sandbridge Technologies, Tarrytown, NY); Sitij Agrawal (Sandbridge Technologies, Tarrytown, NY); Daniel Iancu (Sandbridge Technologies, Tarrytown, NY); John Glossner (Sandbridge Technologies, Lowell, MA)





Introduction

- In this paper novel approaches to implementation of several processing blocks required in the LTE standards are analyzed and benchmarked. In particular, implementation of the algorithms is assumed to be based on a flexible software based baseband processor. The blocks discussed in this paper are the FFT, the DFT and the Viterbi Decoder.


The Target Baseband Processor




The SB3500 is the second generation of SandBlaster-based low power, high performance System on a Chip (SoC) products developed to serve the Software Defined Radio (SDR) modem applications space.

It is a multi-core device, containing 3 'SBX' DSP cores and an ARM926 processor, all interconnected by a high speed network (HSN).

SB3500



DISCRETE FOURIER TRANSFORM




This code is a mixture of functions which perform variable-size DFT's on 16 bit I/Q data.

This is performed by utilizing the generalized Cooley-Tukey factorization method in which a DFT input block (which is not a power of two in size) can be decomposed into radix-2 FFT's and then reassembled to obtain the correct output.

The radix-2 FFT's in this case are performed using the existing 4,8,16,32,64, and 256 RPU FFT blocks.

DISCRETE FOURIER TRANSFORM




The reassembly is performed by utilizing RPU complex multiply instructions to multiply the radix-2 FFT outputs by specialized DFT twiddle factors. To reduce code size and complexity, only branch-3 and branch-5 factorizations were utilized.

For example, to perform a 360-sized DFT, the complex-valued input block would be factorized as follows:

$$360 \text{ DFT} = 5 * 72 \text{ DFT's} = 5 * (3 * 24 \text{ DFT's}) = 5 * [3 * (3 * 8 \text{ FFT's})]$$

DFT INTERLEAVING



For each DFT size, interleaving is done once on the input data. The interleaving performs both decimation (by 3 or by 5 depending on the factorization) as well as the necessary bit reversal (always done for any FFT) all in one.

For each DFT there is a specific interleaving required depending on how the DFT is factored.

The SB3500 scatter DMA is used to speed up interleaving.

DFT INTERLEAVING



In accordance with the LTE standard, the following DFT sizes were implemented and tested on the SB3500 hardware: 12, 24, 36, 48, 60, 72, 96, 108, 120, 144, 180, 192, 216, 240, 288, 300, 324, 360, 384, 432, 480, 540, 576, 600, 648, 720, 768, 864, 900, 960, 972, 1080, 1152, 1200, 1296


PERFORMANCE RESULTS



In each case, the amount of time to perform the actual DFT is less than the LTE real-time constraint for the sb3500 (~10700 thread cycles) when sampling at 30.72 Mhz.

Furthermore, note that the DMA can be performed concurrently with other operations and so its latency can be completely hidden and absorbed.

FAST FOURIER TRANSFORM



The formula for cycles in an N point FFT is:

$(N/8) * \log N + (N/3), N \leq 16$

$(N/6) * (\log N + 1), N > 16$

For the examples coded up that yields:

64 point : 75 cycles

256 point : 384 cycles

512 point: 853 cycles

1024 point: 1878 cycles

2048 point: 4096 cycles

4096 point: 8875 cycles

VITERBI DECODER




These routines implement different versions of a 1/3 rate, variable-length, SIHO Viterbi decoder designed for a $k=7$, tail-biting code.



Note that, in this case, none of the symbolic bits are systematic (this is based upon a 100% parity code).

The optimized, pipelined, decoder is designed to be the central piece in the LTE blind decoding process for the PDCCH.



The decoder is designed to perform decoding for all DCI sizes specified in the standard and achieves a performance of 6 cycles per decoder output bit.




DL PHYSICAL LAYER PROCESSING





DL RECEIVER BLOCKS




SDR PLATFORM




SDR PCI-E CARD



TX RESULTS



QUESTIONS



THANK YOU FOR YOU ATTENTION