

On The Hardware Design of Front-End Processing in the SDR Systems

N.I. Muhammad[†], R. Knopp[†], R.Pacalet[‡]

[†] Mobile Communications

[‡] Lab SoC, TELECOM ParisTech

Institute Eurecom, Sophia-Antipolis - France

Dec 02, 2009


Agenda

- 1 Introduction
- 2 System Architecture
- 3 Front End Processor
- 4 FEP - Processing Unit
- 5 FEP - Memory Organization
- 6 Implementation Results
- 7 Conclusions

Introduction

- Emergence of Multiple Wireless Communications Standards
- Motivations
 - Flexible (Reconfigurable) Platform
- Current Project
 - Flexible Efficient MODEM: Design and Implementation


System Architecture




System Architecture Details

- Interconnect
 - Generic Advanced VCI Compliant Crossbar Round robin arbitrator
 - Custom Bridge using AVCI and AHB
 - I/O blocks with SPI communication protocol
- Generic IP Shell
 - Generic design with 5 Sub-components
 - VCI Interface, DMA Engine
 - Micro-controller 6502
 - Memory Sub-system
 - Hardware Re-utilization
- Software / OS architecture
 - Software Thread for each Air-Interface
 - Three procedures: Tx, Rx, Syn
 - Parametrization of IP micro-controllers
 - LEON3 - eCos

Generic IP architecture




Front End Processor



Generic Front End Processor (FEP)

- Reconfigurable Air-Interface , Same HW / SW Architecture
- Generic Front-end for
 - MIMO / OFDMA
 - WCDMA
 - GSM
 - SCCP
- Capable of
 - Synchronization
 - Channel Estimation
 - Carrier Phase Offset (CPO) Compensation
 - Data Detection
 - Linear Matrix / Vector Processing

Front End Processor Block Diagram




Resource Requirements

- Throughput [1-sample / cycle, 2-samples / cycle]
- Input - Output Complex Samples : 2's complement Q1.15 format
- Complex Additions
- Complex Multiplications
- Parallel Operations based on design specifications

FEP - Processing Blocks

- Time / Frequency Conversion (DFT / IDFT)
- Operations Over Sub-band Level
 - Dot Product
 - Energy Calculations
 - Max, argMax Calculations
- Component-wise Operations Over Vectors
(Addition, Product, and Division)


The DFT / IDFT Processing Unit - Flow



FEP - Memory Organization

- Shared Memory
- Priority Based Access
- Input Output Data Space (DIO)
- Twiddle factors memory space (TWD)
- Internal data processing memory space (TMP)
- Memory Access Modes
 - Fourier Transform mode - FT
 - Pre-Post Processing Mode - PP

FEP Memory Layout : IP Core View



Block Implementation

- 30 DSP48E slices - 16%
- DFT 135 MHz
- Vector Operations 150 MHz with 12 DSP slices
- Limitations
 - 4x4 Caches at the Input and Output
 - Mutually Exclusive Functionality

DFT / IDFT Results

DFT Size	# of Cycles	DFT Size	# of Cycles
8	20	16	18
32	46	64	60
128	107	256	174
512	372	1024	695
2048	1597	4096	3136

Table: DFT : Number of cycles used for different Input Vector Sizes

Conclusions

- Flexible Baseband Processing Architecture
- Macro Processing Blocks Approach
- Hierarchical Control Design
- Reasonable Resource Utilization
- Benchmarking and Comparative Analysis

Bibliography



J. Mitola, "The Software Radio Architecture", IEEE Commun. Mag., vol. 33, no. 5, May 1995, pp. 26-38.



Yu-Wei Lin and Chen-Yi Lee, "Design of an FFT/IFFT Processor for MIMO OFDM Systems", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS: REGULAR PAPERS, VOL. 54, NO.4, APR 2007



Wei-Hsin Chang, and Truong Nguyen, "An OFDM-Specified Lossless FFT Architecture", IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS: REGULAR PAPERS, VOL. 53, NO. 6, JUNE 2006.



D. Lo Iacono, J. Zory, E. Messina, and N. Piazzese, "Block processing engine for high-throughput wireless communications", 2nd International Symposium on Wireless Communication Systems, 2005.



Y. Guo, J. Zhang, D. McCain, and J. R. Cavallaro, "An Efficient Circulant MIMO Equalizer for CDMA Downlink: Algorithm and VLSI Architecture", EURASIP Journal on Applied Signal Processing 2006



Christophe Laot, Raphaël Le Bidan, "Low-Complexity MMSE Turbo Equalization: A Possible Solution for EDGE", IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 4, NO. 3, MAY 2005.



N.I. Muhammad, K. Khalfallah, R. Knopp, R. Pacalet, "Reconfigurable DSP Architectures for SDR Applications", 14th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2007



Consortium VSIA <http://www.vsia.org/>



Virtex-5 User Guide available at <http://www.xilinx.com>



N.I. Muhammad, R. Rasheed, R. Pacalet, R. Knopp, K. Khalfallah, "Flexible Baseband Architectures for Future Wireless Systems", 11th EUROMICRO CONFERENCE on DIGITAL SYSTEM DESIGN (DSD) Architectures, Methods and Tools, 2008

Thanks for Your Attention