

System-Level Design for Software Defined Radio

Ken Karnofsky, Director of Marketing, DSP & Communications
Don Orofino, Manager, Signal Processing Development
Dick Benson, Senior Applications Engineer

Agenda

- MathWorks products for system-level design of SDR
- Introduction to Simulink
- Case Studies:
 - Ultra-Wideband Radio
 - Digital Down Conversion
- HDL Verification and Co-simulation
 - Link for ModelSim
- Case study: SSB Software Defined Radio
 - Partition design into FPGA + DSP processor
 - Live demo: real-time FPGA/DSP implementation

Today's System Design Challenges

- Increasing complexity of wireless technology
 - Multi-band, multi-standard, multi-target
- Time-to-market pressure
 - Design verification occurs late
 - High risk of design failure and time-to-market delays
- Design team integration
 - Geographically diverse teams
 - Analog/Mixed-Signal, digital hardware, DSP S/W, control S/W




Problem: “Joint” or Shared Radio Systems

- Wireless interface to Wireline, Sensors, Surveillance Systems
- Many military and commercial standards
- Millions of radios
- Multi-service integration
- Increased need:
 - Standardize
 - Continue to support legacy systems



Example: JTRS Timeline Pressure

Joint Waveform Acquisition Schedule



Challenges for Software Radio

■ System Design

- Modular and hierarchical hardware/software, analog/digital design


■ Component and Algorithm Design

- Configurable, tunable, reusable, computationally efficient filters
- Wide and multi band, CDMA, multi-carrier components
 - ◆ ADCs, VCOs, Power Amplifiers
- Increasingly complex algorithms
 - ◆ Multi-rate and fixed-point algorithms
 - ◆ More complex synchronization, interpolation, decimation, equalization

■ Implementation on programmable hardware

- Code generation for DSPs/FPGAs/General purpose processors


MathWorks Products for System-Level Design



- Create and validate design
 - Detect design flaws early
 - Reduce risk and time-to-market
 - Use Simulink model as reference and executable specification
-
- Partition Design
 - Add Implementation Detail
-
- Complete design flow to hardware (FPGA + DSP)


MATLAB

- **MATLAB** is the leading software tool for DSP algorithm development
- Perform mathematical modeling
- Develop algorithms
- Acquire, visualize and analyze data




Simulink

- **Simulink** is an interactive block diagram simulation environment
- Graphically design architecture and simulate behavior of whole system.
- Bit-true cycle accurate.
- Digital, analog/mixed signal, and event-driven
- Libraries of pre-built blocks
- Import C or MATLAB Code
- Test, optimize, explore parameter & architecture trade-offs




MathWorks Product Family




Simulink Tutorial

Tutorial Topics



- The block libraries
- Model construction
- Subsystems and hierarchy
- Complex timing & concurrency
- Custom blocks and libraries
- Multi-rate and analog
- Data types

The Block Libraries




■ Simulink

- Sources
- Sinks
- Continuous
- Discrete
- Non-Linear
- Math

■ Key Blocksets


- DSP
- Communications
- Fixed-Point

Model Construction




- Drag and drop
- Connect

Subsystems and Hierarchy




- Group multiple blocks into subsystem to any level
- Model browser
- Conditionally executed subsystem
 - Enabled and triggered
 - If, while, for, switch
- Configurable subsystem

Complex Timing and Concurrency



- Complex timing
 - Feedback
 - Asynchronous edge triggered blocks
 - Multi-rate digital with arbitrary sample rates
- Concurrency
 - True expression of parallelism
 - Important for whole system or hardware subsystem design
 - Not possible with programming language like C

Multirate and Analog



■ Digital


- Fast frame based simulation
- Schedules complex multirate systems

■ Analog


- Variable step numerical integration solvers
- Zero-crossing detection

Data Types

- Default double
- C data types in Simulink
- Fixed-Point Blockset
 - Specify word length
 - Integer, fixed, fractional and custom float types
 - Scaling, rounding and overflow
 - Include own bit-true code



Custom IP Blocks and Libraries



- Created from
 - Other blocks
 - C code
 - MATLAB code
- Custom parameter GUIs
- Custom icons
- Store in custom libraries

System-Level Simulation Example: Ultra-wideband (UWB) Radio

Ultra-wideband (UWB) Radio

- Application: WPAN* multimedia
 - High-speed data (~ 100 -500 Mb/s) over short range (~ 10 m)
 - In-home video distribution, e.g., DVD \rightarrow HDTV
- Stringent FCC requirements:
 - Frequency allocations/bandwidths
 - Minimize interference with existing services (GPS, 802.11a)
- IEEE 802.15.3a

* WPAN: Wireless Personal Area Network

Role of MATLAB & Simulink in UWB Definition




- *Common modeling platform*
 - *standards groups, regulators, and design engineers*
 - Assess performance, potential interference and FCC compliance
 - Share models within and between organizations
 - Build *executable* specification as standard emerges

- *Example using MATLAB & Simulink:*
 - 802.15.3a Multiband OFDM PHY model
 - Adapted from existing 802.11a PHY model in **3 days**

Simulink Model

UWB - Multiband OFDM - 200 Mb/s Mode


This version is based on an IEEE 802.15.3a proposal, dated 21 July 2003 (Doc: IEEE P802.15-03/268r0).



Simulink Model Demonstration


- Current model captures data/signal path of Multiband OFDM PHY as specified in 802.15.3a proposal
- Model easily enhanced to include:
 - RF impairments (Communications Blockset)
 - Multipath channel and equalization (see 802.11a example)
 - Interference modeling within piconets and with other wireless devices (see Bluetooth models for examples)
 - Fixed-point modeling (DSP Blockset; see 802.11a example)

Live
MATLAB
Demo



DSP Component Design: Digital Down Converter



Simplified Digital Radio



Digital Down-Converter (DDC)


- Performs **digital mixing** using low-pass filters and decimation
- Example: TI/GrayChip **GC4016** DDC

NCO: Numerically Controlled Oscillator



- 32-bit accumulator
- 23- and 18-bit integers
- Signed 20-bit fixed point
 - 18 bits after binary point
 - complex data "(c)"



NCO Analysis





Digital
Down
Converter

- Use MATLAB and Simulink to:
 - Analyze spectrum of fixed-point NCO
 - Evaluate spectrum with dither applied
 - Compute SFDR
(Spurious-Free Dynamic Range)


NCO Analysis



NCO Analysis




CIC Filter Design



Cascaded Integrator Comb filter

- High input data rate (69.33 MHz)
- High input signal level
- Low input signal level
- Use of a cascaded integrator comb filter



```



MATLAB
File Edit View Web Window Help
Current Directory: D:\work

Hm =

    FilterStructure: 'Cascaded Integrator-Comb Decimator'
    DifferentialDelay: 1
    NumberOfStages: 5
    InputBitWidth: 16
    OutputBitWidth: 16
    BitsPerStage: 16
    DecimationFactor: 64
    NonProcessedSamples: []
    ResetBeforeFiltering: 'on'
    States: [2x5 int32]
    NumSamplesProcessed: 0

>>
Start
    
```


CIC Filter Analysis



Iterate with MATLAB and Toolboxes to:


- Predict “bit growth” in accumulators
- Select number of stages, delays
- Arrive at final filter response

CIC Filter Design




Cascaded Integrator Comb filter

- Automated fixed-point implementation using DSP and Fixed-Point Blocksets



Compensation Filter Design




Design objectives:

- Compensate CIC passband roll-off
- Provide anti-aliasing for decimation
- Fixed-point operation

Typical GSM design parameters:


- 21-tap, 16-bit symmetric FIR
- Input rate 1.083 MHz (69.33 MHz / 64)
- Output rate 541.66 kHz (1.083 MHz / 2)

Compensation Filter Design



Fixed point
filter response



Constrained Equiripple FIR
- FIRCEQRIP
- 16-bit fixed point





Filter specifications:

- Stopband slope (60 dB)
- 5th order Inverse sinc
- Passband, stopband ripple



Compensation Filter Analysis



Compensation Filter Analysis




Compensation Filter Analysis



System-Level Analysis

Key system-level results:


- monitor
- fixed-p



System-Level Analysis

Key system-level results:

- monitor
- fixed-p




DDC Demo Summary

- MathWorks tools working together to create an integrated design environment
 - MATLAB, Simulink
 - Signal Processing Toolbox, Filter Design Toolbox
 - Fixed Point Blockset, DSP Blockset
- Value to you
 - Implement new designs faster
 - Verify behavior of existing silicon (GC4016) under real-world conditions

System-Level Verification of HDL Designs using Link for ModelSim

Link for ModelSim®

- Connects MATLAB and Simulink to ModelTechnology's ModelSim® HDL Simulator
- MATLAB Validation of HDL designs
 - Data visualization
 - Test benches and test signals
 - Substitute M for HDL
- Simulink Integration with HDL designs
 - Co-simulation of HDL
 - System-level views of HDL code
 - HDL data file I/O



MATLAB: Data Visualization

Example: Random Number Generator

Create Interface to MATLAB:

- Choose VHDL entity
 - Choose M-file
 - Choose timing model
- Define callback in MATLAB
- Start ModelSim simulation
- HDL signals can pass to and from MATLAB M-file


```

source - fibonacci.vhd
File Edit View Tools Window
100 ns
In # D:/Applications/R13SP1/toolbox/modelsim/modelsimemos/vhdl/ fibonacci/
22 -- Implements a uniform PN generator using
23 -- a fibonacci sequence.
24 -----
25 LIBRARY IEEE;
26 USE IEEE.std_logic_1164.all;
27 USE IEEE.numeric_std.all;
28
29 ENTITY fibonacci IS
30 PORT (
31   clk      : IN std_logic ;
32   clk_en   : IN std_logic ;
33   reset    : IN std_logic ;
34   dout     : OUT std_logic_vector (31 downto 0) );
35 END fibonacci ;
36
37 ARCHITECTURE behavioral OF fibonacci IS
38   TYPE      regfile_t IS ARRAY (NATURAL range <>) OF unsigned (31 downto 0);
39   SIGNAL     regfile : regfile_t(54 DOWNT0 0);
40 BEGIN
41   --
42   PROCESS(clk)
43   BEGIN
44     IF (clk'EVENT AND clk = '1') THEN



```

Line is not executable: D:/Applications/R13SP1/toolbox/modelsim/modelsimemos/vhdl/ fibonacci Ln: 41 Col: 2 Read

MATLAB: Data Visualization



Live
MATLAB
Demo



Simulink Co-Simulation

Block Parameters: VHDL Manchester Receiver

ModelSim Co-Simulation (mask) (link) _____

Co-simulation of hardware components with ModelSim. Outputs from this block are specified by their full hierarchical name in ModelSim.

Ports | Comm | Clocks | Tcl

Block input ports:

/manchester/samp

Block output ports:


/manchester/data
/manchester/dclk
/manchester/dvalid
/manchester/sync_i
/manchester/sum_i
/manchester/sum_o

Output sample period: -1

OK Cancel Help Apply


```

17 ENTITY manchester IS
18 PORT (
19     samp      : IN std_logic;    -- raw sample
20     clk       : IN std_logic;    -- Sample clock
21     enable    : IN std_logic;    -- Disables sampling
22     reset     : IN std_logic;
23
24     data      : OUT std_logic;   -- detected data
25     dvalid    : OUT std_logic;   -- Is data valid
26     dclk      : OUT std_logic;   -- Detected clock
27
28 );
    
```




VHDL Manchester Receiver

Simulink Co-Simulation: Single Entity




Example: Manchester Receiver

Live
MATLAB
Demo




Simulink Co-Simulation: Multiple Entities

SUBSYSTEM: Creates hierarchy in the Simulink model




Simulink Co-Simulation: Multiple Entities



- Separate Simulink block per entity
- System-level view of HDL design

Simulink Co-Simulation: Multiple Entities



Single ModelSim simulator...

Link for ModelSim®



Availability

- Version 1 - November 2003
(Web download: www.mathworks.com)


Requirements

- MATLAB: R13SP1
- Simulink: Fixed Point Blockset
- ModelSim: v5.7a, 5.7c, 5.7e
(latest 3 versions at time of release)
- Windows and Solaris
- Native VHDL support, Verilog via VHDL Wrappers

Code Generation for Programmable Hardware




Hardware Implementation Flow



- MathWorks: MATLAB, Simulink & Real Time Workshop
 - Modeling & simulation
 - C code generation for TI DSPs
- Xilinx: System Generator & ISE
 - Optimized HDL for Virtex & Spartan FPGA families
 - Synthesis, place, & route
- Texas Instruments: Code Composer Studio
 - Development environment for TI DSPs
- Lyrtech Signal Processing:
 - Development board


Real-Time Workshop

- Code Generation Engine fully-integrated with Simulation Engine
- Supports Target Language Compiler architecture
- Single-click re-targeting




Code Generation for DSP

- Design and simulate with Simulink and blocksets
- Automatically generate high-quality C code
- Automatically compile and link in Code Composer Studio (TI Processors)
- Evaluate in real-time while code executes on DSP target
- Profile code for performance
- Visualize and analyze in MATLAB or Simulink
- Simulink Model can become debugging GUI




Hardware Implementation Flow



- MathWorks: MATLAB, Simulink & Real Time Workshop
 - Modeling & simulation
 - C code generation for TI DSPs
- Xilinx: System Generator & ISE
 - Optimized HDL for Virtex & Spartan FPGA families
 - Synthesis, place, & route
- Texas Instruments: Code Composer Studio
 - Development environment for TI DSPs
- Lyrtech Signal Processing:
 - Development board


Real-Time Workshop

- Code Generation Engine fully-integrated with Simulation Engine
- Supports Target Language Compiler architecture
- Single-click re-targeting




Code Generation for DSP

- Design and simulate with Simulink and blocksets
- Automatically generate high-quality C code
- Automatically compile and link in Code Composer Studio (TI Processors)
- Evaluate in real-time while code executes on DSP target
- Profile code for performance
- Visualize and analyze in MATLAB or Simulink
- Simulink Model can become debugging GUI




Software Flow To TI DSP




Simulink – Xilinx System Generator for DSP

- Bit-true and cycle-true Simulink library of math, logic, and DSP functions
- Optimized HDL code generation from a Simulink model
- Maps functions to available Xilinx optimized LogiCOREs
- “Black Box” support for user-created library elements
- HDL co-simulation (black box)
- Hardware co-simulation




Hardware Implementation Flow



- MathWorks: MATLAB, Simulink & Real Time Workshop
 - Modeling & simulation
 - C code generation for TI DSPs
- Xilinx: System Generator & ISE
 - Optimized HDL for Virtex & Spartan FPGA families
 - Synthesis, place, & route
- Texas Instruments: Code Composer Studio
 - Development environment for TI DSPs
- Lyrtech Signal Processing:
 - Development board


Real-Time Workshop

- Code Generation Engine fully-integrated with Simulation Engine
- Supports Target Language Compiler architecture
- Single-click re-targeting




Code Generation for DSP

- Design and simulate with Simulink and blocksets
- Automatically generate high-quality C code
- Automatically compile and link in Code Composer Studio (TI Processors)
- Evaluate in real-time while code executes on DSP target
- Profile code for performance
- Visualize and analyze in MATLAB or Simulink
- Simulink Model can become debugging GUI




Software Flow To TI DSP




Simulink – Xilinx System Generator for DSP

- Bit-true and cycle-true Simulink library of math, logic, and DSP functions
- Optimized HDL code generation from a Simulink model
- Maps functions to available Xilinx optimized LogiCOREs
- “Black Box” support for user-created library elements
- HDL co-simulation (black box)
- Hardware co-simulation




Xilinx Blockset

- **Basic elements**
 - Counters, delays, up/down samplers,...
- **Communication**
 - Error correction blocks, AWGN,...
- **Control Logic**
 - Microcontrollers, FSMs, m-code,...
- **Data Types** – Converters, gateways,...
- **DSP** – Filters, FFT, DDS, FDATool,...
- **Math** – Multiply, add, compare,...
- **Memory** – RAM, ROM, registers,...
- **Tools** – FDATool, ModelSim,...



Creating a System Generator Design

IO blocks used as interface between the Xilinx blockset and other Simulink blocks




Simulink sources

SysGen blocks
realizable in hardware

Simulink sinks &
library functions


Hardware Implementation Flow



- MathWorks: MATLAB, Simulink & Real Time Workshop
 - Modeling & simulation
 - C code generation for TI DSPs
- Xilinx: System Generator & ISE
 - Optimized HDL for Virtex & Spartan FPGA families
 - Synthesis, place, & route
- Texas Instruments: Code Composer Studio
 - Development environment for TI DSPs
- Lyrtech Signal Processing:
 - Development board


Real-Time Workshop

- Code Generation Engine fully-integrated with Simulation Engine
- Supports Target Language Compiler architecture
- Single-click re-targeting




Code Generation for DSP

- Design and simulate with Simulink and blocksets
- Automatically generate high-quality C code
- Automatically compile and link in Code Composer Studio (TI Processors)
- Evaluate in real-time while code executes on DSP target
- Profile code for performance
- Visualize and analyze in MATLAB or Simulink
- Simulink Model can become debugging GUI




Software Flow To TI DSP




Simulink – Xilinx System Generator for DSP

- Bit-true and cycle-true Simulink library of math, logic, and DSP functions
- Optimized HDL code generation from a Simulink model
- Maps functions to available Xilinx optimized LogiCOREs
- “Black Box” support for user-created library elements
- HDL co-simulation (black box)
- Hardware co-simulation




Xilinx Blockset

- **Basic elements**
 - Counters, delays, up/down samplers,...
- **Communication**
 - Error correction blocks, AWGN,...
- **Control Logic**
 - Microcontrollers, FSMs, m-code,...
- **Data Types** – Converters, gateways,...
- **DSP** – Filters, FFT, DDS, FDATool,...
- **Math** – Multiply, add, compare,...
- **Memory** – RAM, ROM, registers,...
- **Tools** – FDATool, ModelSim,...



Creating a System Generator Design

IO blocks used as interface between the Xilinx blockset and other Simulink blocks




Simulink sources


SysGen blocks
realizable in hardware

Simulink sinks &
library functions

Software Flow To Xilinx FPGAs



Development Hardware



- Annapolis Micro Systems
- Bittware
- LYRtech Signal Processing
- Nallatech
- Sundance
- TI DSK & EVM
- And more....

Development Hardware




- Annapolis Micro Systems
- Bittware
- LYRtech Signal Processing
- Nallatech
- Sundance
- TI DSK & EVM
- And more....

Case Study: SSB Software Defined Radio



Complete Communication Link



■ FPGA for radio frequency processing (64 MSPS In, 64 MSPS Out)

- Frequency translation
- Filtering and sample rate conversion
- Possibly spread spectrum


■ DSP for audio rate processing and control

- Demodulation
- Encryption / decryption
- User interface and control



Design Process

- Select basic system topology
 - **Weaver's** (not phasing or BP filter)
- Design digital filters
 - Multi rate design
 - Verify cascade response of filters
- Create hardware independent model
- Partition design
 - RF processing → FPGA
 - Audio processing → TI DSP
- Implement on target hardware




Weaver Topology




Weaver's "Third Method" of SSB Generation TX

A Third Method of Generation and Detection
of Single-Sideband Signals,

Donald K. Weaver Jr., Proc. IRE Dec 1956, pp 1703-1705





Bandlimited audio input (250-3250 Hz) is translated by its approximate center freq (1600 Hz) and filtered to create a complex baseband spectrum centered about DC. This complex spectrum is then translated to the desired RF output frequency and re-combined to create a real (bandpass) signal.




Multirate Filter Design

- Need overall decimation / interpolation of circa 8000 ($64\text{MHz}/8000$) = 8000 Hz
- Mandates a multi-stage multi-rate design
- Determine coefficients with filter design and analysis tool
- Use MATLAB for composite filter response ($D=64*8*8*2=8192$)
 - D=64 Cascaded Integrated Comb
 - D=8 FIR (25 tap)
 - D=8 FIR (30 tap)
 - D=2 FIR (54 tap)




Hardware Independent Design

Simulink HF SSB Transceiver




Partition the Design

Simulink HF SSB Transceiver




Hardware Independent Design

Simulink HF SSB Transceiver




Partition the Design

Simulink HF SSB Transceiver



Part I: FPGA Frequency Translator


- Data rates
 - Rx: 64 MSPS in, 2 x 15.625 KSPS out (I/Q)
 - Tx: 2 x 15.625 KSPS in (I/Q), 64 MSPS out
- Gateways to and from TI C6701 DSP



Part II: TI C6701 DSP Mod / Demod

- Automated code generation (Real Time Workshop)
- Gateways to / from FPGA
- Block diagram becomes test and debug GUI

SSB Rx/Tx Part II: TI DSP Filters + Modulator / Demodulator




Code Statistics

■ VHDL source


- 167 files, 945 KB
- 95% of xc2v1000 fabric
- 128 MSPS throughput

■ C source

- 18 files, 243 KB
- 22% of CPU horsepower
- 80 KSPS throughput




Development Hardware: Lyrtech SignalMaster



- Texas Instruments' C6701
- Xilinx XC2V1000
- DSP memory
 - 16MB SDRAM
 - 256 kB SBRAM
- Codec
 - On board CS4228 CODEC from Crystal
 - 96kHz, 24-bit ADC and DAC
- 64Msps 14 bit ADC & DAC

MathWorks Products for System-Level Design



- Create and validate design
 - Detect design flaws early
 - Reduce risk and time-to-market
 - Use Simulink model as reference and executable specification
-
- Partition Design
 - Add Implementation Detail
-
- Complete design flow to hardware (FPGA + DSP)

Thank You